We establish a lower bound on the e ciency of area{universal circuits.
Introduction
Bay and Bilardi 2] showed that there is a graph H which can be laid out in area O(A) and into which any graph G of area at most A can be embedded with load 1, and dilation and congestion O(log A). As a consequence, they showed the existence of an area O(A) VLSI circuit that can simulate any area A circuit with a slowdown of O(log A). This note explores the feasibility of more e cient embeddings.
Our main result is Theorem 5 which establishes a limitation relating the area of a universal graph to the parameters of the embedding. Informally, it asserts that any circuit which is universal for a family of graphs of area A, and itself has area O(A), must incur a slowdown of ( p log A= log log A). To prove it, we consider a family of graphs, each a collection of expanders, and show that each graph poses constraints on the number of edges of the universal graph in di erent edge-length ranges. For an embedding, the dilation is the maximal length of a path used to realize an edge, the load is the maximal number of nodes of G mapped to any single node of H, and the congestion is the maximal number of paths realizing edges of G that pass through the a xed edge of H.
For c > 0, an l; c-layout of a graph G is a special kind of embedding: the host graph H is the two{dimensional grid, the load is l and the congestion is c. In other words, at most l vertices of G are mapped onto a single grid point and edges are mapped into grid paths, and at most c di erent paths can use any given grid edge. A 1; 1-layout is simply called a layout. Note that in the layout of a graph, each pair of distinct edges is mapped onto edge disjoint grid paths. Layouts play an important role in VLSI theory 5, 4] .
The area of a layout is the area of the smallest rectangle containing the layout. If a graph has a layout of area A then it is called a graph of area A. A graph containing a vertex with degree greater than 4 has no layout, thus, the area of a graph is de ned only for graphs with maximum degree 4.
A graph H is called (A; l; d; c){universal if every graph of area A can be embedded into H with load l, dilation d, and congestion c. A k-regular bipartite graph G = ((U; V )E) is an (n; ) expander if jUj = jV j = n=2 and 8X U; jXj n=4; j?(X)j (1 + )jXj, where ?(X) V is the neighbourhood of X.
Ajtai gave a construction of 3-regular (n; ) expanders for a constant > 0, for su ciently large n 1]. For a su ciently large value of n, where \su ciently large" will be clear from the context, we will denote by G n the 3-regular expander with > 0. For a positive integer r, let G r;n denote the graph consisting of r disjoint copies of such an expander G n .
Layouts of Expanders
The following is an easy observation on layouts of graphs: it is actually well{ known (see, for instance, Exercise 5.6 in 4]), but we reproduce the proof here for completeness.
Proposition 1 Any graph on n vertices with maximum degree 4 has a layout with area (4n) 2 .
Proof: Let G be the graph. We demonstrate a layout of G in a square grid of area (4n) 2 . Index the columns of the grid by 0 through 4n?1 from left to right and the rows similarly from top to bottom. Then, each grid point may be identi ed by (i; j); i; j 2 f0; : : :; 4n ? 1g. Let the vertices of G be v 0 ; : : : ; v n?1 . We locate v i at grid point (4i+2; 4i+1). Say that rows and columns 4i; 4i+1; 4i+2; 4i+3 belong to v i , and initially, mark each row and column as free.
We may now greedily lay out the edges. Consider an edge (v i ; v j ). Without loss of generality, let i < j. Pick a free row a, belonging to v i and a free column b, belonging to v j , and mark these used. Since the degree of each vertex is at most 4, such a free row and column will always exist. We then lay out this edge along the path (a; a) ! (a; b) ! (b; b). We have still to connect (4i + 2; 4i + 1)
to (a; a) and (b; b) to (4j + 2; ; 4j + 1), but we will do this later. Notice that all the paths laid out in this manner do not share any edges and they only pass through points (x; y) such that x y. Once we have accomplished this for all edges, it only remains to connect points (4i; 4i); (4i + 1; 4i + 1); (4i + 2; 4i + 2) and (4i + 3; 4i + 3) to (4i + 2; 4i + 1), for each i. It is easy to do this with paths that use only vertices (x; y) such that x y, and x; y 2 f4i; 4i + 1; 4i + 2g and do not use the same edge. Clearly these paths cannot use any of the edges that were allocated earlier. This shows that G can be laid out in area (4n) 2 .
The following fact about layouts of expanders is now immediate.
Fact 2
There is a positive constant , such that G n can be laid out in area n 2 . For as above, the graph G r;n can be laid out in area rn 2 . In the following, > 0 will be the expansion factor of G n .
Proposition 3 For l n=4; c n=64, in any l; c-layout of G n there are at least f 1 n edges of G n whose layouts have length at least f 2 n=c, for some constants f 1 ; f 2 > 0.
Proof: We will use a bisection width argument as introduced by Thompson 5] .
We rst review the argument that there exist cuts of a certain shape that have the property that at least (n ? l)=2 vertices of G n lie on either side of the cut.
Consider a rectangle enclosing the c-layout of G n . Let x < n be a nonnegative integer. Then there exists a cut consisting of two vertical line segments joined by a horizontal line segment of length 1 or 0, such that there are at least x ? l=2 vertices of G n to the left of the cut and at least n ? x ? l=2 vertices to the right. By an argument similar to the one above, we can show that there exists a cut C, consisting of two horizontal segments joined by a vertical segment of length at most 1 joining m 1 and m 2 such that the number of vertices between m 1 and m 2 that are below the cut is between x ? l=2 and x + l=2. We denote by C i the cut consisting of the upper part of m 1 , the horizontal part C and the lower part of m 2 . Observe that C i has at least (n ? l)=2 vertices on both sides. We shall refer to the upper part of m 1 and the lower part of m 2 together as the vertical part of C i , and the remaining part as the horizontal part.
Consider a c-layout of G n = ((U; V ); E) and a cut C i such that exactly n=2 vertices are to the left. Without loss of generality we may assume that there are at least n=4 vertices from U to the left of C i and at least n=4 ? l=2 vertices of V to the right. By the expansion property, there are at least n=4 ? l=2 edges connecting vertices of U on the left to vertices of V on the right. Thus, the layout of at least n=4 ? l=2 edges of G n cross the cut C i .
The number of grid edges that cross the horizontal part of C i is at most 2i+2. Since each of these edges may be part of the layout of at most c edges of G n , at most c(2i + 2) edges of G n can cross C i without crossing the vertical part. Let w i n=4 ? l=2 ? c(2i + 2) be the number of edges of G n that cross the vertical part of C i . In the range 0 i n=64c, with the assumptions l n=4 and c n=64, we have w i n=16. Hence The cuts C 0 ; C 1 ; : : : were chosen so that an edge whose layout has length q can cross the vertical part of at most q cuts, and therefore can contribute at most q to the above sum. Also, any edge can contribute at most 1 to each w i , so no edge can contribute more than n=64c to the above sum. If x is the fraction of edges whose layouts have length at most f 2 n=c, then by upperbounding the contribution of each edge, we have 
We focus attention on the family of graphs fG A= 4 i ;2 i g for 0 i L := 1 2 log(A= ). Note that each of these graphs can be laid out in area A by Fact 2. Since H is (A; l; c; d)-universal, it embeds each of the graphs in this family with load l, congestion c and dilation d (at most). This embedding, composed with the layout of H, yields a l; c-layout of each graph in this family. Fix i, 0 i L, let n := 2 i , and concentrate on G := G A= 4 i ;2 i . For any edge e of G, let P(e) denote the set of edges of H realising it in the embedding of G in H. For an edge e of G or H, let L(e) denote the grid path realising e in the c-layout of G or the layout of H respectively, and let l(e) denote the (grid) length of the realisation. For an edge e, of G, L(e) is simply the concatenation of the grid paths realising the edges in P(e) in the layout of H. Thus, l(e) = P e2P(e) l( e). From Corollary 4, there are at least f 1 A= n edges of length at least f 2 n=c. For any edge e of G, let P 0 (e) P(e) denote the subset of edges of length at least f 2 n=2cd. Then, P e2P(e)nP 0 (e) l( e) f 2 n=2c since P(e) consists of at most d edges and l( e) < f 2 n=2cd for any e 2 P(e) n P 0 (e). Altogether then, we deduce that there are f 1 A= n edges of G with P e2P 0 (e) l( e) f 2 n=2c. Clearly then, there are f 1 A= n edges e of G with P e2P Proof: Consider any graph that requires area A. Proposition 1 implies that the number of vertices in the graph is n p A=4. Then, we have c n=64, for su ciently large A. Note that l 4c always holds, since, if a vertex has more than 4c vertices mapped to it, then some edge will have congestion more than c. This yields l n=16. Thus 
